A 28 GHz power amplifier (PA) 
bandwidth increases, the linearity of the PA is degraded because the asymmetric sideband is generated by the memory effect [6] . Furthermore, the critical part in designing CMOS PA in Ka-Band spectrum is to achieve high gain, low power, input and output matching and power added efficiency over wide band frequency from 26.5-40 GHz.
To date, several excellent CMOS PA's at 20-29 GHz have been reported [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] . For example a 22-29 GHz CMOS PA with 2 cascade cascode stage for high power gain in 0.18 µm CMOS process technology is presented [14] . High saturated output power (Psat) of the PA can be enhanced by combining architecture adopted in the output stage. Though Psat of 15.4 dBm is achieved, its PAE of 14.6% and DC power consumption of 163.8 mW are not good enough. In [15] , a 22-27 CMOS PA with fully integrated transformer design in 0.18 µm is reported. Though excellent power gain of 14 +/-2 dB and Psat of 17dBm is achieve, its PAE of 12% is not satisfactory. To demonstrate high PAE and low power consumption can be achieve simultaneously for a 28 GHz CMOS PA, in this work, we report a 28 GHz PA with excellent PAE, Psat and low power consumption using 0.18 µm Siltera process technology. The proposed PA comprises 3 cascade stages with reverse body bias design at input to achieve low dc power consumption and high PAE.
Circuit Design
The schematic design of cascade power amplifier is shown in Figure 1 . Cascade topology has been chosen to provide sufficient gain. To achieve the desired output power at the power amplifier output, the transistor width of M1, M2 and M3 are optimize to be 48, 50 and 95 µm respectively. The first stage consist of reverse body bias to control the power consumption at first stage (PDC1), to get the high efficiency and low power consumption. The output of the first stage PA is passed to the other stage through an inter-stage matching circuit formed by capacitors C1 and C2 which is designed and optimized to achieve maximum PAE and output power. Table 1 shows the component parameters for power amplifier schematic. The design with the three-stage of cascaded amplification is chosen to achieve the required gain. The output stage is designed to provide maximum output power while the first and second stages are designed for maximum gain. 
therefore, if there is n th stage:
applying same concept to current gain:
knowing that, for power:
Hence:
as shown from (5), power gain of the cascade system increases due to current and voltage gain increased by cascading the amplifier stage. Therefore the need for cascading is important to maintain the power gain. The drain current, Id, in the saturation region, depends on the W/L ratio of transistor, gate bias voltage (Vgs) and threshold voltage (Vt):
where the threshold voltage defines as: 1862 from (7), the source to bulk voltage (VSB) play an important role to control the VT. As VSB decreased, VT will be increased resulting lower Id. As Id lower, total power consumption of the device (PDC) will be decreased, eventually it will drive to better efficiency of the circuit as power added efficiency (PAE) is depend on: DC in out P P P PAE − = (8) noted that for cascade topology as shown in Figure 2 , power gain of cascade can be written as:
from (9), the PAE of the first and second stage can be written as: 
substituting (9) and (10) in (11) will lead to: (12) notice that, from (12) if the PDC1 is minimum and G2 is high, the efficiency of the PA will increased. Therefore, to reduce the PDC1, reverse bias technique at the input stage is applied while G2 is set to be high by cascading the circuit. 
Simulation Result and Discussion
S-parameter simulation results are shown in Figure 3 . The power amplifier provides a simulated peak S21 of 9.51 dB at 26 GHz. The S21 3-dB bandwidth is 10 GHz centered around 26.75 GHz. As the input is matched to 50 Ω impedance, it provide a peak simulated S11 of -15 dB at 27 GHz. The S11 10-dB bandwidth is 3.48 GHz ranging from 25.52 GHz to 29 GHz.
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As the output is matched to 50 Ω impedance, it provides peak simulated S22 of -21.31 dB at 27.6 GHz. The S22 10-dB bandwidth is 12.43 GHz ranging from 25.41 GHz to 37.84 GHz.
Power simulation results are shown in Figure 4 and 5. The power amplifier delivers a 1 dB compression and saturated output powers of +8.44 dBm and +11.10 dBm respectively as shown in Figure 4 . The power gain obtained for the designed PA is 8.07dB and the peak simulated power added efficiency is 16.55% as shown in Figure 5 . The amplifier consumes 32.03 mW from 1.9 V power supply. Simulation results of the proposed PA, with and without reverse bias voltage at 28 GHz for PAE and DC power consumption is shown in Figure 6 (a) and (b) . It is clearly notice that the performance of the PA with reverse bias voltage shows significant improvements in term of PAE and total power consumtion. The performance comparison between the proposed PA with and without reverse bias are summarize in Table 2 . 
Conclusion
This work addresses the requirements, and challenge of realizing an efficient mm-Wave PA in standard CMOS technology for 5G application. A 3 stage cascade with reverse bias topology at 28 GHz CMOS PA is presented. The amplifier is implemented in a standard CMOS 0.18 µm process. The proposed topology employed cascade structure to obtain high PAE with reverse body bias at input stage to achieve low power consumption. The simulation results show that the proposed PA is able to deliver 11.10 dBm of output power to a 50 Ω load with PAE of 16.55% at power consumption of 32.03 mW using a 1.9 V voltage.The proposed PA can be used for future 5G communications.
